Error Detection or Parity Check Method : A general way to detect errors is to append a special bit to every word. One popular technique employs a single check bit called parity bit. The parity bit is append to an n-bit word X = x0, x1,….., xn-1 to form the (n+1)-bit word X* = x0, x1,….., …
Write about a way to detect error./a single bit error/Write about parity check method. Read More »
Error: Various factors like manufacturing defects to environmental effects cause errors in computation. Such errors frequently appear when information is being transmitted between two relatively distant points within a computer or is being stored a memory unit. Shortly, error is missing of bit or bits in data due to change and various effects. Error Detection: …
What is error? Define error detection and correction. Read More »
Comparing Different Types of Memory Devices in Terms of Cost & Performance: The best way to measure the cost of a memory device is the purchase price of a complete unit of its. Let C be the price in dollars of a complete memory system with S bits of storage capacity. The cost c of …
Compare among different types of memory devices in terms of performance and costs Read More »
Organization of Multilevel Memory System: A CPU should have rapid, uninterrupted access to its external memories to operate at or near at its maximum speed. But memories that operate at speed near to that of CPU are expensive. That’s why different level of memories is used in terms of performance and costs. Below is the …
Explain the conceptual organization of multilevel memory system in a computer system. Read More »
Von Neumann Architecture: In 1947, John Von Neumann developed an architecture of a new stored-programmed electronic computer which is also referred as the IAS computer as the Institute for Advanced Studies in Princeton. Key concepts of that design are as follows. Stored program concept. Data and instructions are stored in a single read-write memory. Arithmetic …
Describe the Von Neumann Architecture or IAS architecture. Read More »
Expanded Structure of Von Neumann Architecture The expanded structure of the Von Neumann Architecture or the IAS computer is given below, Legends of the above given figure are given below, MBR (Memory Buffer Register): MBR is a two-way register that holds the data fetched from memory and ready for the CPU to process or the data waiting …
Draw the expanded structure of the Von Neumann Architecture or IAS computer. Read More »
Working Principles of Intel 8086 Microprocessor Execution of instructions can be used to explain the working principles of the microprocessor. This is given below, The BIU outputs the contents of the instruction pointer register (IP) onto the address bus, causing the selected byte or word to be read into the BIU. Register IP is incremented by …
Describe the Working Principles of Intel 8086 microprocessor. Read More »
Flag Registers of 8086 Processor: Intel 8086 has 16 flag registers among which 9 are active. The purposes of the FLAG registers are to indicate the various statuses of the processor. It is done by setting the individual bits called flags. There are two kinds of FLAGS; Status FLAG and Control FLAG. Status FLAG reflect …
What are the Purposes of Flag Registers of 8086 Processor Read More »
Code segment (CS) is a 16-bit register containing address of 64 KB segment with processor instructions. The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. CS register cannot be changed directly. The CS register is automatically updated during far jump, far call and far return instructions.
In computer architecture, a processor register is a quickly accessible location available to a computer’s central processing unit (CPU). Registers usually consist of a small amount of fast storage, although some registers have specific hardware functions, and may be read-only or write-only. Registers are normally measured by the number of bits they can hold, for example, an “8-bit register”, “32-bit register” or a “64-bit register” (or even with more bits).
