web analytics

Explain the conceptual organization of multilevel memory system in a computer system.

Microprocessor and Computer Architecture, Notes / By / June 13, 2020

Organization of Multilevel Memory System: A CPU should have rapid, uninterrupted access to its external memories to operate at or near at its maximum speed. But memories that operate at speed near to that of CPU are expensive. That’s why different level of memories is used in terms of performance and costs. Below is the …

Explain the conceptual organization of multilevel memory system in a computer system. Read More »

Describe the Von Neumann Architecture or IAS architecture.

Explanation, Microprocessor and Computer Architecture, Notes / By / August 28, 2020

Von Neumann Architecture:  In 1947, John Von Neumann developed an architecture of a new stored-programmed electronic computer which is also referred as the IAS computer as the Institute for Advanced Studies in Princeton. Key concepts of that design are as follows. Stored program concept. Data and instructions are stored in a single read-write memory. Arithmetic …

Describe the Von Neumann Architecture or IAS architecture. Read More »

Draw the expanded structure of the Von Neumann Architecture or IAS computer.

Illustration, Microprocessor and Computer Architecture, Notes / By / August 28, 2020

Expanded Structure of Von Neumann Architecture The expanded structure of the Von Neumann Architecture or the IAS computer is given below, Legends of the above given figure are given below, MBR (Memory Buffer Register): MBR is a two-way register that holds the data fetched from memory and ready for the CPU to process or the data waiting …

Draw the expanded structure of the Von Neumann Architecture or IAS computer. Read More »

Describe the Working Principles of Intel 8086 microprocessor.

Microprocessor and Computer Architecture, Notes, Working Principles / By / August 28, 2020

Working Principles of Intel 8086 Microprocessor Execution of instructions can be used to explain the working principles of the microprocessor. This is given below, The BIU outputs the contents of the instruction pointer register (IP) onto the address bus, causing the selected byte or word to be read into the BIU. Register IP is incremented by …

Describe the Working Principles of Intel 8086 microprocessor. Read More »

What are the Purposes of Flag Registers of 8086 Processor

Microprocessor and Computer Architecture, Notes, Purposes / By / August 28, 2020

Flag Registers of 8086 Processor:  Intel 8086 has 16 flag registers among which 9 are active. The purposes of the FLAG registers are to indicate the various statuses of the processor. It is done by setting the individual bits called flags. There are two kinds of FLAGS; Status FLAG and Control FLAG. Status FLAG reflect …

What are the Purposes of Flag Registers of 8086 Processor Read More »

What are the Purposes of Segment Registers in Intel 8086 Microprocessor

Microprocessor and Computer Architecture, Notes, Purposes / By / August 28, 2020

Code segment (CS) is a 16-bit register containing address of 64 KB segment with processor instructions. The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. CS register cannot be changed directly. The CS register is automatically updated during far jump, far call and far return instructions.

Write short notes on general purpose registers (AX,BX,CX,DX,SP,BP,SI,DI) and ALU in Intel 8086 microprocessor

Microprocessor and Computer Architecture, Notes / By / October 12, 2022

In computer architecture, a processor register is a quickly accessible location available to a computer’s central processing unit (CPU). Registers usually consist of a small amount of fast storage, although some registers have specific hardware functions, and may be read-only or write-only. Registers are normally measured by the number of bits they can hold, for example, an “8-bit register”, “32-bit register” or a “64-bit register” (or even with more bits).

Purpose of using Instruction Queue

Microprocessor and Computer Architecture, Notes, Purposes / By / August 28, 2020

Purpose of using Instruction Queue: BIU contains an instruction queue. When the EU executes instructions, the BIU gets up to 6 bytes of the next instruction and stores them in the instruction queue and this process is called instruction prefetch. This is a process to speed up the processor. A subtle advantage of instruction queue …

Purpose of using Instruction Queue Read More »

Write short notes on the Execution Unit (EU) and the Bus Interface Unit (BIU) in 8086 microprocessors

Microprocessor and Computer Architecture, Notes, Short Note / By / October 12, 2022

Internal architecture of 8086 microprocessor If we study the internal architecture of 8086 microprocessor, we can see that it has two major units; Execution Unit (EU) and Bus Interface Unit (BIU). They are dependent and work with each other. In the following given figure, which is a block diagram of 8086 microprocessor, it can be …

Write short notes on the Execution Unit (EU) and the Bus Interface Unit (BIU) in 8086 microprocessors Read More »

Describe the internal architecture of Intel 8086 microprocessor. What are 15 features of 8086 microprocessor? What are units and registers of 8086 microprocessor?

Microprocessor and Computer Architecture, Notes / By / October 11, 2022

The Intel 8086, also called the iAPX 86, is a 16-bit microprocessor designed by Intel corporation between 1976-1978. This Intel 8086 microprocessor gave rise to the x86 architecture or 16-bit architecture. The figure given below is the internal architecture of Intel 8086 microprocessor

RSS
Follow by Email
Facebook
fb-share-icon
Twitter
Tweet
Scroll to Top